Alberto Cestero
Impact in
- Hardware and Architecture top 5%
- Physical Unclonable Functions (PUFs) and Hardware Security
- Parallel Computing and Optimization Techniques
- VLSI and Analog Circuit Testing
-
- Low-power high-performance VLSI design
- Semiconductor materials and devices
- Advanced Memory and Neural Computing
- Advancements in Semiconductor Devices and Circuit Design
- 3D IC and TSV technologies
Papers in
-
- Low-power high-performance VLSI design 9
- Semiconductor materials and devices 6
- Advancements in Semiconductor Devices and Circuit Design 4
- 3D IC and TSV technologies 4
- Photonic and Optical Devices 1
- Advanced Memory and Neural Computing 1
-
- Physical Unclonable Functions (PUFs) and Hardware Security 4
- VLSI and Analog Circuit Testing 1
- Co-authors
- Toshiaki Kirihata (9 shared papers)Subramanian S. Iyer (9 shared papers)Norman Robson (11 shared papers)Sami Rosenblatt (4 shared papers)John Safran (4 shared papers)Dan Moy (4 shared papers)Chandrasekharan Kothandaraman (2 shared papers)Xiang Chen (1 shared paper)
- Journals
- IEEE Journal of Solid-State Circuits (4 papers)IEEE Solid-State Circuits Letters (1 paper)IEEE Transactions on Electron Devices (1 paper)IEEE Symposium on VLSI Circuits (VLSI-Circuits) (2 papers)2022 IEEE 72nd Electronic Components and Technology Conference (ECTC) (2 papers)
- Partner nations
- United StatesIndiaNetherlands
In The Last Decade
Alberto Cestero
18 papers receiving 317 citations
Peers
Comparison fields: 5 of 13
- Hardware and Architecture 179
- Electrical and Electronic Engineering 177
- Biomedical Engineering 18
- Artificial Intelligence 13
- Computer Networks and Communications 6
Countries citing papers authored by Alberto Cestero
This map shows the geographic impact of Alberto Cestero's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Alberto Cestero with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Alberto Cestero more than expected).
Fields of papers citing papers by Alberto Cestero
This network shows the impact of papers produced by Alberto Cestero. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Alberto Cestero. The network helps show where Alberto Cestero may publish in the future.
Co-authors
The 25 scholars most cited alongside Alberto Cestero, linked wherever they have co-authored with each other. Click a name or a connecting line to browse the papers they share.
All Works
| # | Work | ||
|---|---|---|---|
| 1 | 2007 | 61 | |
| 2 | 2013 | 42 | |
| 3 | 2005 | 41 | |
| 4 | 2009 | 37 | |
| 5 | 2013 | 33 | |
| 6 | 2007 | 20 | |
| 7 | 2020 | 14 | |
| 8 | 2012 | 13 | |
| 9 | 2016 | 12 | |
| 10 | 2010 | 11 | |
| 11 | 2004 | 10 | |
| 12 | 2018 | 9 | |
| 13 | 2022 | 6 | |
| 14 | 2023 | 6 | |
| 15 | 2018 | 5 | |
| 16 | 2021 | 3 | |
| 17 | 2016 | 2 | |
| 18 | 2022 | 1 |
About Alberto Cestero
Alberto Cestero is a scholar working on Electrical and Electronic Engineering, Hardware and Architecture, Nuclear Energy and Engineering, Waste Management and Disposal and Infectious Diseases, having authored 18 papers that have together received 326 indexed citations. Recurring topics across this work include Low-power high-performance VLSI design (9 papers), Semiconductor materials and devices (6 papers), Physical Unclonable Functions (PUFs) and Hardware Security (4 papers), Advancements in Semiconductor Devices and Circuit Design (4 papers), 3D IC and TSV technologies (4 papers), Photonic and Optical Devices (1 paper), Advanced Memory and Neural Computing (1 paper) and VLSI and Analog Circuit Testing (1 paper). The work is most often cited by research in Hardware and Architecture (179 citations), Electrical and Electronic Engineering (177 citations), Biomedical Engineering (18 citations), Artificial Intelligence (13 citations) and Computer Networks and Communications (6 citations). Alberto Cestero has collaborated with scholars based in United States, India and Netherlands. Frequent co-authors include Toshiaki Kirihata, Subramanian S. Iyer, Norman Robson, Sami Rosenblatt, John Safran, Dan Moy, Chandrasekharan Kothandaraman, Xiang Chen, John W. Golz and Matthew R. Wordeman. Their work appears in journals such as IEEE Journal of Solid-State Circuits, IEEE Solid-State Circuits Letters, IEEE Transactions on Electron Devices, IEEE Symposium on VLSI Circuits (VLSI-Circuits) and 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC).
Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.