Yun-Chen Lo
Impact in
- Hardware and Architecture top 10%
- Parallel Computing and Optimization Techniques
-
- Advanced Memory and Neural Computing
- Ferroelectric and Negative Capacitance Devices
- Semiconductor materials and devices
- CCD and CMOS Imaging Sensors
Papers in
-
- Advanced Memory and Neural Computing 13
- Ferroelectric and Negative Capacitance Devices 10
- Semiconductor materials and devices 3
- CCD and CMOS Imaging Sensors 3
-
- Neural Networks and Applications 2
- Co-authors
- Ren-Shuo Liu (16 shared papers)Chih-Cheng Hsieh (5 shared papers)Kea‐Tiong Tang (5 shared papers)Meng‐Fan Chang (5 shared papers)Chung‐Chuan Lo (4 shared papers)Tzu-Hsiang Hsu (2 shared papers)Wei-Chen Wei (2 shared papers)Yen-Kai Chen (1 shared paper)
- Journals
- IEEE Computer Architecture Letters (1 paper)Science (1 paper)IEEE Transactions on Computers (1 paper)IEEE Journal of Solid-State Circuits (1 paper)International Symposium on Microarchitecture (1 paper)
- Partner nations
- TaiwanSouth KoreaGermany
In The Last Decade
Yun-Chen Lo
15 papers receiving 350 citations
Peers
Comparison fields: 5 of 31
- Hardware and Architecture 37
- Electrical and Electronic Engineering 311
- Cellular and Molecular Neuroscience 47
- Artificial Intelligence 78
- Computer Vision and Pattern Recognition 47
Countries citing papers authored by Yun-Chen Lo
This map shows the geographic impact of Yun-Chen Lo's research. It shows the number of citations coming from papers published by authors working in each country. You can also color the map by specialization and compare the number of citations received by Yun-Chen Lo with the expected number of citations based on a country's size and research output (numbers larger than one mean the country cites Yun-Chen Lo more than expected).
Fields of papers citing papers by Yun-Chen Lo
This network shows the impact of papers produced by Yun-Chen Lo. Nodes represent research fields, and links connect fields that are likely to share authors. Colored nodes show fields that tend to cite the papers produced by Yun-Chen Lo. The network helps show where Yun-Chen Lo may publish in the future.
Co-authors
The 25 scholars most cited alongside Yun-Chen Lo, linked wherever they have co-authored with each other. Click a name or a connecting line to browse the papers they share.
All Works
| # | Work | ||
|---|---|---|---|
| 1 | 2020 | 180 | |
| 2 | 2024 | 47 | |
| 3 | 2023 | 43 | |
| 4 | 2019 | 37 | |
| 5 | 2023 | 17 | |
| 6 | 2019 | 6 | |
| 7 | 2018 | 6 | |
| 8 | FlexNet: Neural Networks with Inherent Inference-Time Bitwidth Flexibility | 2018 | 4 |
| 9 | 2023 | 4 | |
| 10 | 2022 | 3 | |
| 11 | 2021 | 3 | |
| 12 | 2023 | 2 | |
| 13 | 2023 | 2 | |
| 14 | 2023 | 1 | |
| 15 | 2018 | 1 | |
| 16 | 2024 | 0 | |
| 17 | 2023 | 0 | |
| 18 | 2023 | 0 |
About Yun-Chen Lo
Yun-Chen Lo is a scholar working on Electrical and Electronic Engineering, Artificial Intelligence, Computer Vision and Pattern Recognition, Hardware and Architecture and Cellular and Molecular Neuroscience, having authored 18 papers that have together received 356 indexed citations. Recurring topics across this work include Advanced Memory and Neural Computing (13 papers), Ferroelectric and Negative Capacitance Devices (10 papers), Advanced Neural Network Applications (5 papers), Parallel Computing and Optimization Techniques (3 papers), Semiconductor materials and devices (3 papers), CCD and CMOS Imaging Sensors (3 papers), Neuroscience and Neural Engineering (2 papers) and Neural Networks and Applications (2 papers). The work is most often cited by research in Hardware and Architecture (37 citations), Electrical and Electronic Engineering (311 citations), Cellular and Molecular Neuroscience (47 citations), Artificial Intelligence (78 citations) and Computer Vision and Pattern Recognition (47 citations). Yun-Chen Lo has collaborated with scholars based in Taiwan, South Korea and Germany. Frequent co-authors include Ren-Shuo Liu, Chih-Cheng Hsieh, Kea‐Tiong Tang, Meng‐Fan Chang, Chung‐Chuan Lo, Tzu-Hsiang Hsu, Wei-Chen Wei, Yen-Kai Chen, Ta-Wei Liu and Sheng-Po Huang. Their work appears in journals such as IEEE Computer Architecture Letters, Science, IEEE Transactions on Computers, IEEE Journal of Solid-State Circuits and International Symposium on Microarchitecture.
Rankless uses publication and citation data sourced from OpenAlex, an open and comprehensive bibliographic database. While OpenAlex provides broad and valuable coverage of the global research landscape, it—like all bibliographic datasets—has inherent limitations. These include incomplete records, variations in author disambiguation, differences in journal indexing, and delays in data updates. As a result, some metrics and network relationships displayed in Rankless may not fully capture the entirety of a scholar's output or impact.